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A general expression of the current–voltage characteristics of a ballistic nanowire field-effect
transistor (FET) is derived. At T=0, the conductance, which is equal to the quantum conductance
multiplied by the number of channels at zero bias, decreases stepwise toward current saturation as
the drain bias is increased. The current–voltage characteristics of a single-wall carbon nanotube FET
in ballistic conduction are discussed based on the band structure of the nanotube. When both the
gate overdrive and the drain bias are equal to 1 V, the device made of a (19,0) nanotube and a
2-nm high-k gate insulator s«=40«0d flows a current of 183 mA, which amounts to a current density
48 times as large as the counterpart of a silicon device. The high performance originates from a high
carrier density due to the enhanced gate capacitance, and a large carrier velocity caused by the large
group velocity of the original graphene band. Quantum capacitance also plays an important role in
the device’s characteristics. © 2005 American Institute of Physics. [DOI: 10.1063/1.1840096]
I. INTRODUCTION
Recently, carbon nanotube (CN) field-effect transistors1
(FETs) have attracted wide attention as promising candidates
for components in the next generation of electronic devices.
Both n- and p-channel devices have been fabricated and a
surprisingly high performance per unit width has been re-
ported. In spite of a large voltage drop across the contact to
metallic electrodes, fabricated FETs have so far shown a high
current level.2,3 The device’s conduction mechanism is not
clear at present. Some cases have been explained as Schottky
barrier FETs (Refs. 4–6) and a detailed analysis of the
Schottky barrier FET model has been presented. Others are
likely to be dominated by nanotube bulk conduction,3 the
Schottky barrier being suppressed by virtue of the improved
contact technique. A near ballistic conduction is expected in
metallic CNs,7,8 while a CN FET, made of semiconductor
CN, may also enjoy a near ballistic transport if the channel
length is sufficiently less than the mean free path of the
carriers.9 In view of the high performance increased year by
year in pursuit of ballistic conduction, it is pertinent to the
issue to discuss the ballistic CN FET characteristics. A sili-
con nanowire transistor in a ballistic conduction has been
computationally analyzed10 at the wire’s various cross sec-
tions. A semiclassical Monte Carlo simulation considering
the carrier scattering in a CN (Ref. 11) or a CN FET (Ref. 9)
has also been reported. It is interesting to know what perfor-
mance is accessible if the ballistic transport from source to
drain is realized. Assessments and performance projection of
a CN FET in comparison to the silicon metal-oxide-
semiconductor field-effect transistor (MOSFET) have been
reported,12,13 and many interesting features including the im-
portant role of quantum capacitance have been pointed out,
although the detailed procedure is not clearly disclosed.
This paper presents a theoretical analysis of the current–
voltage sI–Vd characteristics of a ballistic CN FET (Ref. 14)
in close relation to the band structure of a CN. Detailed
comparison with the characteristics of a ballistic silicon
MOSFET has revealed a predominant performance over the
silicon counterpart. The device’s physics underlying the per-
formance is also discussed. First, a general theory of a nano-
wire FET is derived, and the result is then applied to a CN
FET.
II. I–V CHARACTERISTICS OF A BALLISTIC
NANOWIRE FET
A CN FET is structured as is illustrated in Fig 1. The
source and the drain electrodes are mutually connected via a
CN channel with the gate electrode set aside to control the
channel conductance. This is the so-called top-gate
structure.2 A FET with a bottom-gate structure, where the
substrate acts as the gate electrode via an insulator layer, is
also fabricated. We first discuss the I–V characteristics of a
ballistic semiconductor nanowire FET, and apply the result
to a CN FET. The characteristics of the nanowire device are
obtained in a parallel manner to discuss the ballistic silicon
MOSFET.15–17 The source and the drain electrodes are as-
sumed to be ideal reservoirs that supply sufficient carriers to
channel and sink carriers from the channel without reflection.
a)FAX: 181-298-53-5205; electronic-mail: natori@esys.tsukuba.ac.jp
FIG. 1. The structure of the analyzed CN FET. No Schottky barrier is
assumed between the channel and the source and drain.
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The potential profile from the source to the drain along the
channel of a ballistic FET is generally rendered as in Fig.
2(a).15 The potential energy takes a maximum value at the
point xmax located at or near the source edge. This point acts
as a bottleneck of current flow in the device, and the carrier
flux that surpasses this maximum constitutes the device cur-
rent. Along the approach of Landauer’s formula, the device’s
current is expressed by a product of the carrier flux injected
to the channel and the transmission coefficient, which is as-
sumed to be unity in the ballistic limit, since the backscatter-
ing or reflection due to the scatterers or to the device struc-
ture in the course from source to drain is neglected. The
carrier flux flowing into the channel is analyzed by using the
plane wave propagating along the channel as an approxima-
tion of the electronic state around the bottleneck. The energy
versus wave-vector relation is expressed by the one-
dimensional subband illustrated in Fig. 2(b). Positive veloc-
ity states, i.e., those propagating toward the drain, referred to
hereafter as the fore channel, are populated with carriers ac-
cording to the source Fermi level, while the negative velocity
states, referred to as the back channel (propagating toward
the source), are populated according to the drain Fermi level,
when scattering is absent in the channel. Thus the device’s
current ID in the ballistic limit is approximately expressed by,
ID =
q
p"
o
i
E
Ei
ffsE,md − fsE,m − qVDdgdE . s1d
Here, Ei stands for the bottom energy of the ith subband, the
summation i is over the subbands, q is the elementary
charge, m the Fermi potential of the source, VD the drain
bias, and
fsE,md = 1
1 + expSE − mkBT D
s2d
is the Fermi distribution function with Fermi energy m, kB
the Boltzmann constant, and T the temperature. It is conve-
nient to define m with respect to the origin of the nanowire
subband, so that it varies as the population is varied. When
the nanowire is a one-dimensional crystal, the upper limit of
integration in Eq. (1) is the maximum value of the subband
energy in the Brillouin zone. Substituting Eq. (2) for the
Fermi functions in Eq. (1) and integrating, we obtain
ID =
qkBT
p"
o
i S odEskd/dkø0 branch
3lnH 1 + expfsm − Ei min+ d/kBTg1 + expfsm − Ei max+ d/kBTgJ − odEskd/dkł0 branch
3lnH 1 + expfsm − qVD − Ei min− d/kBTg1 + expfsm − qVD − Eimax− d/kBTg JD , s3d
where Ei max
+ sEi min
− d denotes the maximum (minimum) en-
ergy in the positive velocity branch, dE /dkø0, (negative
velocity branch, dE /dkł0) of the ith subband. The un-
known parameter m is evaluated as follows. Figure 3 sche-
matically illustrates the potential-energy profile of the system
of the nanowire with the gate electrode in the neighborhood
of xmax. The bias voltage VGsVDd referring to the source
Fermi level m is applied to the gate (drain) electrode. Figure
1 suggests that the CN and the gate electrode constitute a
capacitor of capacitance Ci per unit length. The increase dVG
of the gate bias induces the increase dQ of the carrier charge
density on CN (more precisely the charge is divided into the
fore-channel part dQf and the back-channel part dQb). It also
induces the increase dfi of the potential variation within the
insulator, which is equal to dQ /Ci, and also the increase
dsm−E0d related to the population of the CN subband. Spe-
cifically, we have dVG=dsm−E0d /q+dfi. If we recall that
FIG. 2. Schematic diagrams of the potential profile along the channel (a),
and the energy subband of nanowire (b). m and sm−qVDd shows the Fermi
level of the source and the drain, respectively.
FIG. 3. Schematic potential-energy profile of the system of nanowire with
the gate electrode around the xmax point. The gate bias VG is applied between
the Fermi levels of the source and the gate. The potential-energy variation
within the insulator is denoted by fi. The fore channel (back channel) de-
notes conduction channel that consists of electronic states with the velocity
heading toward the drain (source).
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d uQf u /dfsm−E0d /qg=CQ, where CQ is the quantum
capacitance18 per unit length of the fore channel by defini-
tion, it is rewritten as dVG=d uQf u s1/CQ+1/Cid+d uQb u /Ci.
The fore-channel charge is controlled by a series connection
of the quantum capacitance and the insulator capacitance. We
assume that the nanowire is a semiconductor, and is neutral
when VD=0 and VG is so adjusted that there is no charge
included in it. Therefore, Q<0 and fi<0, and this is the
flatband condition, VG;VFB (VFB depends on the work-
function difference as usual.). The source Fermi potential at
this point is denoted by m0 (m0 is located close to the center
of the energy gap without doping). If we increase the gate
bias to a value VG, the drain bias to a value VD, and raise the
source Fermi potential to m, carriers are induced and popu-
late the fore channel and the back channel as seen in Fig. 3.
Then we have,
VG − VFB =
m − m0
q
+
uQfu + uQbu
Ci
. s4d
We assumed that the band gap is sufficiently large, so that
the charge due to holes in the valence band is neglected.
Substituting the integral expression for the charge density,
we have
CifsVG − VFBd − sm− m0d/qg
=2qo
i
F o
dEskd/dkø0 branch
E
Ei min
+
Ei max
+
Di+sEdfsm,EddE
+ o
dEskd/dkł0branch
E
Ei min
−
Ei max
−
Di−sEdfsm − qVD,EddEG ,
s5d
where, Di+sEdfDi−sEdg is the density of states of the positive
(negative) velocity branch of the ith subband. Once the bias
voltages at the terminal electrodes as well as the subband
structure of the nanowire are known, the solution of Eq. (5)
provides the value of m, and substitution of the value in Eq.
(3) yields the drain current ID. The I–V characteristics of a
nanowire FET are computed without ambiguity if the sub-
band structure is known.
Figure 4 schematically illustrates the overall features of
the I–VD characteristics of a nanowire FET at T=0. The
profile of the curve closely resembles that of an ordinary
silicon FET. The slope of the curve for VD→0 is equal to
NG0, where G0=2q2 /h=78 mS is the quantum conductance
and N is the number of subbands contributing to the current
at T=0 and VD→0. The curve includes some kinks, and the
slope abruptly changes, every time the increasing drain bias
depresses the drain Fermi level to traverse the subband mini-
mum, until the drain Fermi level is below the lowest subband
bottom and the current saturates. In other words, the conduc-
tance decreases from NG0 to zero stepwise as the drain bias
is increased. However, the conductance of each section of the
curve does not precisely coincide with the multiple of quan-
tum conductance except for the case VD→0, because m itself
slightly increases as VD increases.
III. BALLISTIC CARBON NANOTUBE FETS
Now we investigate the I–V characteristics of a nano-
wire FET whose channel consists of a single-walled carbon
nanotube (SWNT). We try to analyze the current of an
n-channel device. Experimental devices usually exhibit
p-channel characteristics due to the fact that the Fermi level
of the electrode is located close to the valence-band edge of
the CN. Such a device is known to be converted to an
n-channel one by some types of heat treatment.19 Device
current is considered parallel for the p-channel and the
n-channel devices due to the assumed symmetrical nature of
the band structure of SWNT. The computed result also ap-
plies to a p-channel device if the polarity of the current as
well as that of the bias voltage is appropriately converted.
The SWNT has a cylindrical structure such that a two-
dimensional graphene sheet is rolled up to form a one-
dimensional tubelike nanowire. Each kind of SWNT is speci-
fied by a vector called the chiral vector that characterizes in
what manner the graphene sheet is rolled up. The electronic
band of a SWNT is easily derived from that of a graphene
sheet as follows. We assume the tight-binding expression for
the p sp*d band structure of a graphene sheet as20
Eg2Dskx,kyd = ± tH1 + 4 cosS˛3kxa2 DcosS kya2 D
+ 4 cos2S kya2 DJ1/2, s6d
where skx ,kyd is the two-dimensional (2D) wave vector, a the
distance between neighboring carbon atoms, and t the elec-
tronic transfer integral between the two atoms. The band
structure of the rolled-up SWNT is obtained by imposing a
periodicity of the chiral vector on the electronic states of the
unrolled graphene honeycomb lattice. This procedure causes
quantization of the wave-vector space along the direction of
the chiral vector. Only wave vectors whose component along
the chiral vector is equal to the multiple of 2p divided by the
magnitude of the chiral vector are allowed. The wave-vector
component normal to the chiral vector represents a one-
dimensional electronic wave propagation along the CN axis.
This pair of components, one quantized along the chiral vec-
tor and the other normal to it, constitutes the one-
dimensional subbands of the SWNT. The two branches de-
noted by ± in Eq. (6) correspond to the conduction band and
the valence band of the graphene sheet, and these two bands
FIG. 4. Overall features of the I–VD characteristics of a nanowire FET at
T=0. G0 ,Ei, and N are, respectively, the quantum conductance, the bottom
of the ith subband, and the number of subbands involved in conduction.
Conductance (slope of curve) for VD→0 is NG0 and decreases stepwise as
VD is increased.
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are known to touch each other at the high-symmetry point of
K and K8 located at the corner of the Brillouin zone. There-
fore, the SWNT exhibits a metallic behavior if the chiral
vector is so selected that the K and the K8 points are on the
subband. When we denote the chiral vector Ch as Ch=na1
+ma2= sn ,md, where a1 and a2 are unit vectors of the un-
rolled honeycomb lattice and n and m integers, respectively,
the CN is known to be metallic if the sn-md is a multiple of
3.20 We discuss a CN FET, and assume a semiconducting
SWNT where sn-md is not a multiple of 3 and therefore the
energy gap exists between the valence band and the conduc-
tion band. Specifically, the conduction band of the SWNT
with a chiral vector (19,0) is computed and the subband
structure is shown in Fig. 5. The energy origin here is set at
the zero of Eq. (6), which is the energy level of the KsK8d
point in the graphene band. Note that all subbands shown in
Fig. 5 are doubly degenerate because the original graphene
band structure in Eq. (6) has an inversion symmetry.
A CN FET with the structure illustrated in Fig. 1 is ana-
lyzed. The source and the drain electrodes are assumed to be
connected via a (19,0) SWNT and the gate electrode is
placed aside, separated by an insulator layer. Two sorts of
insulators are assumed, the ordinary SiO2 with the dielectric
constant «=3.9«0 where «0 is the permittivity of a vacuum,
and a high-k gate dielectrics with «=40«0 in view of TiO2.
The distance between the SWNT and the gate electrode is t
=2 nm and the diameter d of the CN is 1.5 nm. No Schottky
barrier is assumed between the SWNT and the source or the
drain electrodes. The approximate value of the gate capaci-
tance per unit length is estimated as a capacitance between
two conductors, an infinite plane and a cylinder with diam-
eter d, as
Ci =
2p«
ln
˛d + t + ˛t
˛d + t − ˛t
. s7d
The capacitance per unit length of the simulated CN FET is
evaluated as Ci=7.0363107qsV cmd−1.
IV. RESULTS AND DISCUSSION
Applying the general theory of a ballistic nanowire FET
as well as the band structure of a (19,0) SWNT, the current–
voltage characteristics of the CN FET are derived. Room
temperature T=300 K is assumed. The m0 is at the center of
the band gap [origin of Eq. (6)] and m0=0. The value of VFB
depends on the work-function difference and is not precisely
known. Here we simply set VFB=0. Figures 6(a) and 6(b),
respectively, show the I–VD and the I–VG characteristics of
a (19,0) SWNT FET with a gate insulator of «=40«0. When
VG exceeds 0.28 V, m traverses the energy level E0 and car-
riers begin to accumulate in the lowest conduction subband
leading to current flow. That is, VG=0.28 V is the effective
threshold voltage Vt. This value itself has no validity without
any experimental background, but the gate overdrive sVG
−Vtd makes sense. The I–VD curves resemble those in Fig. 4
and show slight kinks or irregular shifts of slope at some
points. This is because the number of subbands contributing
to the current undergoes a change when the bias voltage is
varied, just as in the case of Fig. 4. Overall, the current
slowly and steadily increases as the bias is increased, in con-
trast to the ballistic silicon MOSFET, where the current first
rapidly increases and soon saturates at small VD values. At
sVG−Vtd=VD=1 V, the current level shows saturation and
points to 183 mA. This value is exceedingly large compared
to the reported value of experimental devices. The current
per unit width of FET, obtained by dividing the value by the
CN diameter of 1.5 nm, is convenient for comparison to the
value of the silicon MOSFET. It yields 122 mA/mm and is
48 times as large as the current per unit width of the ballistic
silicon MOSFET. We can easily verify that this large magni-
tude is reasonable. Figure 7 shows a magnification of the
bottom part of the band structure shown in Fig. 5. At the gate
overdrive sVG−Vtd=1 V, Eq. (5) yields m=1.03 eV. Only
FIG. 5. The obtained band structure of the (19,0) single-wall carbon nano-
tube. The origin of energy is at the midpoint of the energy gap.
FIG. 6. The evaluated I–V characteristics of a (19,0) SWNT CN FET. (a)
I–VD characteristics. (b) I–VG characteristics. Vt=0.28 V and the FET flows
183 mA at sVG−Vtd=VD=1 V.
FIG. 7. Magnification of the bottom part of the band in Fig. 5. The source
Fermi level is at m=1.03 eV for sVG−Vtd=VD=1 V, and the wave number
at this energy in each subband is also shown. The dotted line is the linear
band of an original graphene sheet.
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two kinds of subbands, each doubly degenerate, are heavily
populated at the xmax point, and there are four conduction
channels; the lower pair whose bias window between the
Fermi level m and the subband bottom is 0.75 eV, and the
upper pair of 0.43 eV. The conductance of each pair of chan-
nels is 2G0=156 mS, and the total current amounts to
156 mSs0.43 V+0.75 Vd=184 mA in confirmation of the
computed result.
The same result is expressed in terms of the carrier con-
centration and the carrier mean velocity. Figure 8(a) depicts
the variation of the carrier concentration per unit length, n, of
the CN at the bottleneck point as a function of the gate bias.
A slightly superlinear increase is observed as VG is increased,
and n=1.833107/cm at sVG−Vtd=1 V. Figure 8(b) shows
the mean value of the carrier velocity at the xmax point as a
function of n. This is the mean velocity of carriers injected
from source to channel, and we call it the injection velocity
vinj in the case of silicon MOSFET.15 It rapidly increases up
to s5–6d3107 cm/s and then almost saturates at further in-
creases of n. Its value at n=1.833107/cm amounts to 6.21
3107 cm/s.
Table I shows comparison of the CN FET characteristics
in current saturation to its counterparts in a silicon ballistic
MOSFET.17 Due to the absence of carrier scattering, the
MOSFET value indicates the maximal performance of an
n-channel silicon device on a (100) surface at room tempera-
ture. The device’s current per unit width in an equivalent bias
condition is 2.5 mA/mm for the inversion carrier concentra-
tion 1013/cm2 near the source edge. The drift velocity near
the source edge, vinj, of the silicon MOS amounts to 1.6
3107 cm/s. The values for the CN FET are converted to
ones per unit width by dividing the value by the CN diam-
eter.
If SiO2 is used as the gate insulator of a CN FET, the
device’s current is 46 mA, which is 31 mA/mm per unit
width and is 12 times as large as that of a silicon device. This
magnitude is realized both by the 3.3 times increase of car-
rier density n and the 3.6 times increase of carrier velocity
compared to those of a silicon device. If TiO2 with «=40«0
is used for the gate insulator, the device’s current increases
up to 183 mA, and this value yields a current density 48
times as large as that of a silicon MOS. Here, n is 12 times
and vinj is 3.9 times as large as the silicon device counter-
parts, respectively.
The surprisingly high performance of a CN FET stems
from a large carrier density n as well as from a large carrier
velocity vinj. The large carrier density is due to the enhanced
capacitance of the FET structure. Equation (7) predicts that
the capacitance of our CN device is enhanced up to 4.25
times that of the parallel-plate capacitance assumed in the
MOS structure. This enhancement is due to the electric field
covering the side of the CN, and is caused by the fringe
effect of a parallel-plate capacitor. The enhancement ratio is
larger if the ratio st /dd is larger. The enhancement will be
diminished or lost if multiple CNs are densely layed in par-
allel due to loss of the side field. The carrier density enhance-
ment in the analyzed SiO2 gate CN FET is only 3.2 times
that of the silicon counterparts and does not reach the ex-
pected value. In the case when a high-k insulator with «
=40«0 is used in addition to the fringe effect, a simple-
minded estimation predicts that the capacitance enhancement
will be 42.5 times that of the silicon MOS, but the carrier
density enhancement is only 12-fold. The total capacitance is
a series of the contributions from the insulator and the quan-
tum capacitance. Here, the effect of quantum capacitance CQ
due to density of states is significant compared to the gate
insulator capacitance, and the total capacitance is reduced,
yielding the reduced carrier density. Since sVG−Vtd<Q /Ci
+ sm−E0d /q, Fig. 7 suggests that 0.75 V of the applied gate
overdrive sVG−Vtd=1 V is consumed by filling the CN den-
sity of states. The remaining 0.25 V is applied to the insula-
tor capacitance, and the carrier density in the channel is es-
FIG. 8. Plots of (a) the carrier density n, and (b) the mean carrier velocity v
around the xmax point. The value for sVG−Vtd=VD=1 V is designated.
TABLE I. Comparison of the performance of ballistic CN FET to the silicon MOSFET counterparts. ID, n, and
v are, respectively, the device current, the carrier density, and the mean carrier velocity. Those values per unit
width, obtained by dividing the FET width or the nanotube diameter, are also shown. «=4«0 shows the case
where SiO2 is used for the gate insulator.
IDsID /Wd Ratio nsn /Wd Ratio v Ratio
Si MOS
s«=4«0d
s2.5 mA/mmd 1 s1013/cm2d 1 1.63107 cm/s 1
CN FET
s«=4«0d
46.2 mA
s30.8 mA/mmd 12
5.03106/cm
s3.331013/cm2d 3.3
5.73107 cm/s 3.6
CN FET
s«=40«0d
183 mA
s122 mA/mmd 48
1.833107/cm
s1.2231014/cm2d 12
6.213107 cm/s 3.9
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timated to be Cis0.25 Vd=1.83107q cm−1 in accordance
with the simulated value. The energy-dependent quantum ca-
pacitance is effectively expressed as CQ= sNq2 /pdsdk /dEd
=Nq2 / sp "vd, where v is the carrier velocity. If it takes a
smaller value, it has a more remarkable effect on the total
capacitance through the series connection. In CNs, the carrier
velocity is large as is discussed below, and the quantum ca-
pacitance has a remarkable effect. If CQ!Ci, the quantum
capacitance dominates and the variation of VG is wholly
transferred to the variation of sm−E0d as pointed out in Ref.
12.
The carrier velocity vinj is given by s1/"df]Eskd /]kg av-
eraged over all the occupied states in the band. That is the
weighted average of the slopes at the occupied states in Fig.
7 and it amounts to 6.23107 cm/s. The dotted line passing
the origin in the figure illustrates the linear band of the
graphene sheet near the K point, and the group velocity given
by its slope is 1.013108 cm/s. The one-dimensional lowest
subband of our CN consists of a section of the two-
dimensional band of the graphene sheet at a wave vector
close to the K point, and the slope is strongly affected by the
linear band. Figure 7 suggests that the carrier velocity en-
hancement in the CN FET originates from the large group
velocity of the linear band of the graphene sheet. In the limit
n→0, the carrier velocity does not vanish but tends to 2.6
3107 cm/s. This value coincides with ˛2kBT / spmd, the av-
erage velocity of the positive velocity carriers populated ac-
cording to the Boltzmann distribution. Here m is the effec-
tive mass of the lowest subband, 0.04m0. The counterpart in
the silicon MOSFET is 1.23107 cm/s. The CN discussed
above has a large thermal velocity due to its small effective
mass.
The I–V characteristics of the CN FET at 0 K are also
investigated. The overall behavior is similar, but the magni-
tude of the device’s current is only slightly smaller compared
to those at the room temperature. The irregular shifts of slope
are more conspicuous and form kinks. As we see in Fig. 7,
carriers populate the subband up to several hundreds of mil-
livolts which is large compared to the thermal energy at
room temperature kBT=0.025 eV. The temperature plays a
minor role and the device’s characteristics are only slightly
modified by temperature variation.
No device so far fabricated has shown the high perfor-
mance described here. However, recent reports3,9 on CN
FETs and metallic CNs have presented large values of
25–40 mA, which amount to 20% of our value. In experi-
mental CN FETs, where the source and the drain are made of
metals, Schottky barriers are expected between the nanotube
and the metallic electrodes and the large contact resistance
seriously degrades the current magnitude. The choice of a
more suitable metal electrode improved the current flow and
yielded an excellent performance.3 In silicon MOSFETs, the
source and drain made of highly doped silicon intervene be-
tween the silicon channel and the metal interconnect. The
potential of the electrode is smoothly connected to the chan-
nel without the band discontinuity.
The measured conductance close to 2G0 in nanotubes is
sometimes regarded as a mark of ballistic conduction, but
that is not necessarily the case. If a number of subbands, say,
N doubly degenerate subbands, are involved in the conduc-
tion and constitute current channels, the conductance at VD
=0 amounts to NG0 as we see in Fig. 4. In comparatively
thick CNs, subbands are densely packed with small spacing
between them, and the ballistic conductance with multiple
channels may far exceed 2G0. The measured conductance
close to 2G0 might be a result of degradation due to the
parasitic resistance. A better mark of a ballistic conduction is
the confirmation of the stepwise decrease of conductance
(step height is close to 2G0) as VD is increased in sufficiently
low-temperature operation. The result will also reveal the
number of subbands involved in the conduction. The domi-
nance of parasitic resistance will obscure and degrade the
step structure.
V. CONCLUSION
The general expression of the I–V characteristics of a
ballistic nanowire FET is derived. At low temperatures, the
conductance amounts to NG0 for VD→0, and decreases step-
wise toward the current saturation as VD is increased. The
I–V characteristics of a ballistic CN FET are discussed. The
ballistic CN FET analyzed in the present paper shows a high
current level per unit width, as large as 48 times that of a
ballistic silicon nMOSFET. The high performance is af-
forded by the large carrier density caused by the enhance-
ment of gate capacitance, and also by a large carrier velocity.
This gate capacitance enhancement is caused partly by the
narrow wire structure and also by the assumed high-k gate
insulator. The large carrier velocity is due to the steep linear
band near the KsK8d point in the original graphene band
structure. This large velocity also brings about the small den-
sity of states of the subband, and results in the small quan-
tum capacitance. Serially connected to the insulator capaci-
tance, the quantum capacitance will strongly affect the
device’s characteristics when a high-k gate insulator is used.
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